fix: Correct GC9A01 display GPIO pins for Waveshare ESP32-S3-LCD-1.28
All 6 display pins were wrong — mapped to arbitrary GPIOs instead of the actual Waveshare board pinout: DC=8, CS=9, SCK=10, MOSI=11, RST=12, BL=40. Co-Authored-By: Claude Opus 4.6 <noreply@anthropic.com>
This commit is contained in:
parent
8e66430c86
commit
23b3b9970f
@ -32,13 +32,13 @@
|
|||||||
#define VESC_ID_A 56u /* TELEM_VESC_LEFT (0x81) */
|
#define VESC_ID_A 56u /* TELEM_VESC_LEFT (0x81) */
|
||||||
#define VESC_ID_B 68u /* TELEM_VESC_RIGHT (0x82) */
|
#define VESC_ID_B 68u /* TELEM_VESC_RIGHT (0x82) */
|
||||||
|
|
||||||
/* ── GC9A01 240×240 round display (bd-1yr8, SPI2) ── */
|
/* ── GC9A01 240×240 round display (Waveshare ESP32-S3-LCD-1.28, SPI2) ── */
|
||||||
#define DISP_CS_GPIO 12
|
#define DISP_DC_GPIO 8
|
||||||
#define DISP_DC_GPIO 11
|
#define DISP_CS_GPIO 9
|
||||||
#define DISP_RST_GPIO 10
|
#define DISP_SCK_GPIO 10
|
||||||
#define DISP_BL_GPIO 9
|
#define DISP_MOSI_GPIO 11
|
||||||
#define DISP_MOSI_GPIO 13
|
#define DISP_RST_GPIO 12
|
||||||
#define DISP_SCK_GPIO 14
|
#define DISP_BL_GPIO 40
|
||||||
|
|
||||||
/* ── Safety / timing ── */
|
/* ── Safety / timing ── */
|
||||||
#define HB_TIMEOUT_MS 500u /* heartbeat watchdog: disarm if exceeded */
|
#define HB_TIMEOUT_MS 500u /* heartbeat watchdog: disarm if exceeded */
|
||||||
|
|||||||
Loading…
x
Reference in New Issue
Block a user